Synopsys
领域:消费电子,智能硬件,通信网络

规模:500-1000人

主页:http://www.synopsys.com

地址:上海市长宁区长宁路1027号 兆丰广场13-18层

查看来源网站

Synopsys

Emulation Application Engineer ( ZeBu)

40万 - 50万 上海 | 3年以上 | 本科及以上 | 全职

职位福利:年终奖金,五险一金,技术领先,成长空间大,技能培训

发布时间:2021-09-13 发布者:HR 投递简历


描述:

Job Title: Emulation Application Engineer ( ZeBu)
Location: Shanghai

Description:
Verification is the number one bottleneck in SOC designs today. Synopsys is uniquely positioned to offer the most complete verification solution in market today.
ZeBu is the emulation platform for Synopsys verification flow, it’s the industry’s performance & capacity leader in Emulation. VCS is the simulation platform for Synopsys verification flow, it incorporates a suite of built-in high performance next generation technologies for test bench automation, assertion based verification, coverage closure, etc., which are needed for verifying challenging multi-million gate designs.
As a Senior AE for Verification, based in Shanghai, candidate will be responsible for successful deployment of Synopsys verification flow to a growing customer base in Asia Pacific.
The AE responsibilities include onsite deployment of industry leading automation and verification technologies, creation of technical collateral, defining new methodology, and product support, testing and writing specifications for enhancement.
Candidate will be responsible to interact with and support customers, sales, and marketing, and help analyze and resolve  complex verification issues for customers cutting edge ASIC designs.
The position offers a great opportunity to grow by learning state-of-art verification flows from Synopsys.
Requirements: 

  • MS or PhD majored in EE with more than 5 years of IC design/verification/emulation experiences.
  • Good knowledge of high-level design methodologies and strong communication skills are required.
  • Ability to work with customers and R&D teams is important. Real project experience in ASIC/SoC emulation and good expertise on popular emulators like Palladium/Veloce/Zebu are required.
  • Proficient with HDL (Verilog/VHDL), HVL(e/vera/system Verilog), C/C++, Unix, and having a strong understanding of ASIC design flows, VLSI, and/or CAD-engineering.
  • Experience on VMM/OVM/UVM and knowledge of simulator-emulator co-emulation are preferred.
浏览量:107

// console.log(url);